uhdl

I've been working on adding/updating testbenches and have noticed that the RAM controller testbench's VGA VRAM tests fail, but I haven't changed the VRAM logic from the LX45, which works. Does the testbench pass for the LX45 or is this a new problem (if it is, it's probably caused by differences in Xilinx and Altera's block RAM IPs).