The Xilinx Unisim Library Verilog available as open source under Apache 2.0.
These files coincide with the 2020.1 release of Vivado.
The Xilinx Unisim Library Verilog available as open source under Apache 2.0.
These files coincide with the 2020.1 release of Vivado.